hdldiagzero
Leonardo Capossio v1.2.10
Generate clean SVG block diagrams of HDL/RTL/SoC designs. Color-codes by clock domain, distinguishes AXI-MM/Lite/Stream, draws CDC blocks with split fill, omits clock/reset/JTAG/debug clutter, and ...
From the developer
License
MIT
Works with
Claude Code
Description
From the marketplace listing
Generate clean SVG block diagrams of HDL/RTL/SoC designs. Color-codes by clock domain, distinguishes AXI-MM/Lite/Stream, draws CDC blocks with split fill, omits clock/reset/JTAG/debug clutter, and validates output geometry.
What changed
No changes recorded yet. Follow this plugin to keep track of future changes.
Similar plugins
Find competitors to follow as you develop your plugin.
-
Code-first Excalidraw diagram generation with SVG and PNG export. Say "draw a flowchart" or "create an architecture diagram" and it just ...
Shared terms: diagram, svg, code, draw
-
Secure access to Miro boards. Enables AI to read board context, create diagrams, and generate code with enterprise-grade security.
Shared terms: diagram, design, code
-
Draw architecture or system diagrams that work with excalidraw. Use natural language to let claude create the diagrams and import them in...
Shared terms: diagram, draw
-
AI-powered Draw.io diagram generation with real-time browser preview. Create flowcharts, architecture diagrams, and more through natural ...
Shared terms: diagram, draw
-
Deploy applications to AWS with architecture recommendations, cost estimates, and IaC deployment.
Shared terms: diagram, draw
Keywords
Files & skills
hdldiagzero · catalog manifest
Saved declaration
{}
hdldiagzero · catalog manifest
Saved declaration
{
"name": "hdldiagzero",
"source": {
"sha": "a96e4cc5cb91f6dc510b9fb6d2fc064821ed249d",
"url": "https://github.com/lcapossio/hdldiagZero.git",
"source": "url"
},
"category": "development",
"homepage": "https://github.com/lcapossio/hdldiagZero",
"description": "Generate clean SVG block diagrams of HDL/RTL/SoC designs. Color-codes by clock domain, distinguishes AXI-MM/Lite/Stream, draws CDC blocks with split fill, omits clock/reset/JTAG/debug clutter, and validates output geometry."
}
hdldiagzero · catalog manifest
Saved declaration
{
"name": "hdldiagzero",
"author": {
"url": "https://www.bard0.com",
"name": "Leonardo Capossio",
"email": "hello@bard0.com"
},
"license": "MIT",
"version": "1.2.10",
"homepage": "https://github.com/lcapossio/hdldiagZero",
"keywords": [
"hdl",
"rtl",
"verilog",
"systemverilog",
"vhdl",
"fpga",
"soc",
"diagram",
"svg"
],
"repository": "https://github.com/lcapossio/hdldiagZero",
"description": "Generate clean SVG block diagrams of HDL/RTL/SoC designs. Color-codes by clock domain, distinguishes AXI-MM/Lite/Stream, draws CDC blocks with split fill, omits clock/reset/JTAG/debug clutter, and validates output geometry.",
"displayName": "hdldiagZero"
}
plugin.json observed Nov 6, 2026 · 10:51 UTC. Manifest source ↗
Catalog declarations and available plugin.json metadata are saved. Referenced skills and executable source files are not downloaded or tested. Missing components in a manifest do not prove that the plugin has none.
Installation instructions
Community
/plugin marketplace add anthropics/claude-plugins-community
/plugin install hdldiagzero@claude-communityTechnical details
- Sources
- Community
- First seen
- Oct 3, 2026 · 22:13 UTC
- Last seen
- Nov 7, 2026 · 00:08 UTC
- Latest observed change
- Oct 3, 2026 · 22:13 UTC
- Collection status
- Listed
- Reported installs
- Not provided
Installation counts are source-reported, not independently verified active users. Observation dates are not release dates.
Download plugin data (JSON)Plugin history: freshly prepared. Prepared . Refreshed when catalog data changes or after 6 hours. Your account and Follow status are live.